ABSTRACT In this work, we report high-performance InGaAs quantum-well MOSFETs with optimized bi-layer high-k gate dielectrics incorporating high-quality plasma-assisted atomic -layer-deposited (PA-ALD) HfO x N y interfacial layer (IL). With more than 1 nm IL deposition to passivate the InGaAs surface, excellent sub-threshold characteristics (SS min = 68 mV/dec) were achieved through the proposed gate stack technology. We performed positive-bias-temperature-instability (PBTI) measure -ments in order to ensure a reliable gate operation. The proposed bi-layer III-V gate stack achieved the excellent value of maximum gate overdrive voltage (V OV,max ) of 0.49 V with CET = 1.04 nm. The proposed gate stack has a great potential for III-V MOSFET technology to low power logic applications.
I. INTRODUCTION
Though the traditional physical scaling of advanced metaloxide semiconductor field-effect transistors (MOSFETs) in conjunction with Dennard's scaling rules has become very challenging [1] , various technologies have been introduced to enable the pursuit of the scaling roadmap [1] - [4] . Among the proposed technologies, III-V channel technology has emerged as one of the most promising n-type channel candidates for the future highly scaled CMOS applications, due to its significant carrier transport characteristics [2] . However, the defective interface quality of high-k/III-V MOS has been one of the major bottlenecks toward the practical realization of III-V compound semiconductor devices for several decades [5] , and thus a great deal of research has been mainly oriented to the interface quality improvement [6] - [13] . The reliability improvement of the gate stack is also an important issue for logic devices [14] , [15] . The major concern associated with the high-k dielectrics for scaled MOS devices is that the defects not only residing in the interface but also in the high-k dielectric itself exert great impact on the device reliability characteristics [15] , [16] . Even though HfO 2 has been regarded as the most promising high-k candidate to replace SiO 2 in various electronic devices, high-density intrinsic electron traps, mainly generated from the oxygen vacancies within HfO 2 , have severely degraded the oxide reliability [15] , [16] .
Direct deposition of HfO 2 on InGaAs substrate has been difficult to use due to large density electron traps and the approach to employ bi-layer high-k schemes with the improved interface layer (IL) has become the common strategy to address the goal of thin effectiveoxide-thickness (EOT) and good interface quality simultaneously [6] , [8] - [10] . Among several IL candidates, Al 2 O 3 has been the dominant high-k IL in III-V MOS research due to its strong advantage of 'self-cleaning effect' [6] , [7] , [12] . Despite employing Al 2 O 3 has accomplished the excellent interface passivation results in wide literatures, the issues concerning the oxide reliability are still unresolved [17] .
Recently, it was reported that the polycrystalline AlN is effective to passivate the III-V surface dangling bonds in conjunction with a substantial improvement in the gate stack reliability [18] . Also, the most advanced results were recently reported by using the combination of unknown ALD IL material which was developed with ASM system referred to as ASM-IL (κ-value ∼6) and LaSiO x on the InGaAs substrate [10] . It was suggested that the developed IL might form a more favorable defect band distribution and a further reduction on the oxide defects.
Our previous work demonstrated the excellent interface characteristics with the optimized plasma-assisted atomic -layer-deposition (PA-ALD) HfO x N y process [11] . Noticeable trade-off relationships in terms of bulk and interface quality existed between the O 3 and Isopropylalcohol (IPA) based HfO x N y . In order to achieve a reliable gate stack, we need to compromise the trade-off relationship in the HfO x N y processes. In this work, we propose a bi-layer ALD high-k gate stack scheme which utilizes an IPA-based HfO x N y IL and an O 3 -based HfO x N y bulk layer. The proposed gate stack shows strong potential in achieving not only an excellent interface quality but also an improvement in reliability performance. Also, our proposed scheme is expected to achieve better EOT scalability compared to the previously reported III-V MOS researches due to the high dielectric constant of HfO x N y . 
II. EXPERIMENTAL DETAILS
Quantum-well InGaAs MOSFETs were fabricated with the schematic shown in Fig. 1 . The epitaxial III-V MOSFET material structure was composed of a semi-insulating InP substrate, a thick In 0.52 Al 0.48 As buffer with a Si-delta doping layer under the channel, a 10 nm In 0.7 Ga 0.3 As channel, a 3 nm InP etch stop layer, and highly doped capping layers. The capping layers consisted of a 20 nm n + In 0.52 Al 0.48 As (Si-doped, 2 × 10 19 cm −3 ), a 15 nm n + In 0.53 Ga 0.47 As layer (Si-doped, 3 × 10 19 cm −3 ), and a 10 nm n + In 0.7 Ga 0.3 As layer (Si-doped, 3 × 10 19 cm −3 ). The process flow of MOSFET fabrication was as followings. The mesa isolation was first performed with phosphoric acid wet etching.
Then the selective gate recess was done with citric acid using a SiN x dielectric mask. Then after removing the SiN x mask, 4 cycles of digital etching based on sequential O 2 plasma and HCl etching were performed to fully remove the InP etch stop layer [19] . After high-k dielectric deposition, Pt/Au gate metal contact was deposited by lift-off process and the post metallization annealing was carried out at 400 • C for 30 min in forming gas ambient (N 2 95%, H 2 5%). Finally, Pd/Ti/Pt/Au ohmic metal stack was deposited. The gate stacks studied in this work are shown in Table 1 . Details of the pretreatment and the high-k dielectric deposition processes were described in our previous work [11] . The bi-layer gate stack consisted of an IPA-based PA-ALD HfO x N y for the interface and an O 3 -based PA-ALD HfO x N y for the bulk. The IPA-based PA-ALD HfO x N y IL was employed due to its superior interface characteristics, which was attributed to both the low surface oxidation ability of IPA and the suppression of oxygen diffusion by effective nitrogen passivation of oxygen vacancies in HfO 2 [11] . The O 3 -based PA-ALD HfO x N y yielded better bulk characteristics such as the reduced leakage currents, probably due to the strong oxidizing ability of O 3 [20] , [21] . Therefore, the IL thickness should be optimized to achieve both improved interface and reliability performance.
III. RESULTS AND DISCUSSION
The I D -V G transfer characteristics of InGaAs QW MOSFETs are shown in Fig. 2 for all the samples. As expected, improved device characteristics were achieved for the samples employing the IPA-HfO x N y IL compared to the reference having only O 3 -based HfO x N y dielectric. As shown in Fig. 3 , significant improvements in the aspect of on/off current ratio were achieved by inserting the IL through the on-current improvement for sample A and B, reaching ∼ 10 6 at V D = 0.5 V. However, slight off-current degradation occurred for the single-layer IPA-based PA-ALD HfO x N y gate dielectric (sample C) due to the gate leakage increase.
Moreover, the I D -V D family characteristics of InGaAs QW MOSFETs are shown in Fig. 4 for all the samples. It was noticed that the drain current and the on-resistance dramatically improved for the samples employing the IPA-HfO x N y IL compared to the reference having only O 3 -based HfO x N y dielectric.
Also, as shown in Fig. 5 , remarkable subthresholdslope (SS) improvement was observed by employing the IPA-based HfO x N y IL. The extracted SS value at the gate length of 20 µm was 77, 76, and 72 mV/dec at V D = 0.5 V devices [10] . It suggests that an extraordinary interface quality can be achieved with the IL of this work. In addition, as shown in the insets of Fig. 2 , the maximum transconductance (G m,max ) increased as the IL thickness increased. The G m,max increase was saturated at the IL thickness above 1 nm.
For the detailed interface analysis, the multi-frequency (1 kHz -1 MHz) C-V G measurements were performed at a ring shape device and the results are shown in Fig. 6 . The capacitance-equivalent thickness (CET) was extracted considering the semiconductor capacitance of the III-V substrate [22] . Significant improvements in both the CET and the frequency dispersion were achieved with the IL insertion. As the IL thickness increased, the CET decreased down to 1.04 nm (sample B and C). This CET improvement with the suppression of undesired interfacial oxide [11] exerted definite impacts on the electrical characteristics regarding the SS and G m,max results. Furthermore, distinct suppression of frequency dispersion was observed through the IL deposition. In particular, the gate capacitance in the accumulation region showed the smallest frequency dispersions in the sample B which reflects the reduced border trap density [23] . The D it distributions were extracted by the conductance method and shown in Fig. 7 for all the samples. While high values of mid-gap D it over 10 12 eV −1 cm −2 were observed for the reference sample, mid-gap D it decreased remarkably down to 3 × 10 11 eV −1 cm −2 with IL insertion, which was consistent with the SS improvement. In conclusion, in terms of the interface quality, at least 1nm IPA-based HfO x N y IL deposition was required.
In addition, the positive bias temperature instability (PBTI) characteristics were measured for sample B and C in order to investigate the advantage of using bi-layer gate stack scheme further. The PBTI stress measurements were performed using the measure-stress-measure technique under various positive gate stress voltages [10] , [17] , [18] . The amount of threshold voltage shift V th under high gate stress bias represents the electron trapping rate in defects located at both the interfacial layer and the bulk high-k dielectric. Figure 8 shows the measured V th of InGaAs QW-MOSFETs as a function of stress time for varied gate stress voltages. The threshold voltage V th was extracted using the linear extrapolation method at the G m,max gate bias. It should be noted that the bi-layer gate stack approach (sample B) exhibited much smaller V th under similar V G -V th stress compared to the single-layer IPA-based HfO x N y gate dielectric (sample C). Also, the power law time exponent (n) at high gate stress biases which represents the trap generation rate and electron trapping rate reduced significantly from 0.18 to 0.11 with employing the bi-layer gate stack. These results support that Moreover, based on the PBTI measurements, the 10 year lifetime reliability was extrapolated from the time to V th = 30 mV shift at various gate stress conditions (Fig. 9) . The maximum operating overdrive voltage (V OV ) that ensures 10 year reliability was estimated to be 0.49 V and 0.32 V for sample B and C, respectively. It is worth mentioning that the maximum V OV targets for the accumulation mode III-V MOSFETs of V DD = 0.5 V and 0.75 V are 0.33 V and 0.5 V, respectively [10] . The proposed bi-layer gate stack achieved these values successfully even on low CET.
In addition, the trapped charge density ( N eff , N eff = V th x C ox /q) was evaluated on the stress time of 1 sec (Fig. 10) as a function of effective oxide field (E ox , E ox = (V G -V th ) / CET). It was proposed that in order to ensure reliable device operation, the maximum N eff should be less than 3 × 10 10 cm −2 at the operating field (E ox = 3.5 MV/cm) for an EOT 1nm gate stack [10] . For sample B, great reduction of N eff to 1.3 × 10 10 cm −2 at E ox = 3.5 MV/cm was achieved with the bi-layer gate stack approach. Also, the electric field acceleration exponent (γ ), which represents the oxide defect level distribution, beneficially increased from 1.45 to 2.0, suggesting the improved defect band distribution [10] . In Table 2 , the device properties of various III-V MOS gate stacks are benchmarked. Although the Al 2 O 3 reported superior interface characteristic in the early stage of research, it certainly degraded the reliability performance. Among the proposed technologies, the bi-layer high-k design developed in this work demonstrates the most outstanding overall device performances. It is believed that the proposed IPAHfON IL bi-layer gate stack would provide a path to establish high performance III-V MOSFETs with reliable gate stacks, fulfilling the stringent requirement for energy-efficient nanoscale MOSFETs.
IV. CONCLUSION
In this work, we proposed a high quality IPA-based PA-ALD HfO x N y IL technology and presented an excellent device performance along with a great reliability improvement. With the IL insertion, low SS was achieved with G m improvement and low CET. Also, a significant mid-gap D it reduction was observed, which brought the excellent sub-threshold performance. In addition, through the PBTI measurements, clear advantage of using a bi-layer gate stack scheme was reported achieving the stringent BTI reliability targets. In summary, we believe that the developed HfO x N y IL has great potential over the low-k IL materials and it would contribute to the most advanced III-V MOSFETs for future technology node.
